SIFLAP-G: A method of diagnosing gate-level faults in combinational circuits

Koji Yamazaki, Teruhiko Yamada

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

We propose a method of diagnosing any logical fault in combinational circuits through a repetition of the single fault-net location procedure with the aid of probing, called SIFLAP-G. The basic idea of the method has been obtained through an observation that a single error generated on a fault-net often propagates to primary outputs under an individual test even though multiple fault-nets exist in the circuit under test. Therefore, candidates for each fault-net are first deduced by the erroneous path tracing under the single fault-net assumption and then the fault-net is found out of those candidates by probing. Probing internal nets is done only for some of the candidates, so that it is possible to greatly decrease the number of nets to be probed. Experimental results show that the number seems nearly proportional to the number of fault-nets (about 35 internal nets per fault-net), but almost independent of the type of faults and the circuit size.

Original languageEnglish
Pages (from-to)826-831
Number of pages6
JournalIEICE Transactions on Information and Systems
VolumeE76-D
Issue number7
Publication statusPublished - 1 Jul 1993

    Fingerprint

Cite this